Multiple Nanowire Gate Field Effect Transistors

نویسندگان

  • Saleem H. Zaidi
  • A. K. Sharma
  • R. Marquardt
  • S. L. Lucero
  • P. M. Varangis
چکیده

Novel metal oxide semiconductor field effect transistor (MOSFET) architectures aimed at sub IV operation with enhanced current driving capability are reported. In our design, the planar channel region in a conventional MOSFET is replaced by an array of isolated Si wires. Directional metal coverage of the two sidewalls and the top surface of each Si wire help achieve enhanced gate control. Sub IV operation is achieved by reducing cross-sectional wire diameters to -0.05 urn. Since the conventional optical lithography techniques lack patterning resolution at this scale, a mix and match approach with interferometric lithography was employed. Super-resolution capability of interferometric lithography was applied to pattern nanoscale Si wires, while optical lithography was used to pattern non-critical device levels. Drain current versus gate voltage measurements of planar and wire MOSFETs demonstrated the superiority of the multiple nanowire gate design. Increasing the number of 0.05|im diameter wires significantly increased current flow in the channel region without sacrificing the lowvoltage operation. The mix and match approach for patterning critical level nanoscale features represents a low-cost complement to optical lithography.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Gate coupling and charge distribution in nanowire field effect transistors.

We have modeled the field and space charge distributions in back-gate and top-gate nanowire field effect transistors by solving the three-dimensional Poisson's equation numerically. It is found that the geometry of the gate oxide, the semiconductivity of the nanowire, and the finite length of the device profoundly affect both the total amount and the spatial distribution of induced charges in t...

متن کامل

Performance Study and Analysis of Heterojunction Gate All Around Nanowire Tunneling Field Effect Transistor

In this paper, we have presented a heterojunction gate all around nanowiretunneling field effect transistor (GAA NW TFET) and have explained its characteristicsin details. The proposed device has been structured using Germanium for source regionand Silicon for channel and drain regions. Kane's band-to-band tunneling model hasbeen used to account for the amount of band-to...

متن کامل

Solution Processable Nanowire Field-Effect Transistors

Hybrid field-effect-transistors (FETs) with germanium nanowire (NW) arrays and organic gate dielectric are presented. The nanowire deposition steps are fully compatible with printed electronics route. NW FETs demonstrate good performance with On/Off ratios of ~10 and hole mobilities of ~13 cm/Vs in both nitrogen and air atmosphere. These results suggest that the hybrid nanowire FETs could be us...

متن کامل

A Comparison Study of Electrical Characteristics in Conventional Multiple-gate Silicon Nanowire Transistors

In this paper electrical characteristics of various kinds of multiple-gate silicon nanowire transistors (SNWT) with the channel length equal to 7 nm are compared. A fully ballistic quantum mechanical transport approach based on NEGF was employed to analyses electrical characteristics of rectangular and cylindrical silicon nanowire transistors as well as a Double gate MOS FET. A double gate, tri...

متن کامل

Vacuum gate dielectric gate-all-around nanowire for hot carrier injection and bias temperature instability free transistor

Articles you may be interested in Improved carrier injection in gate-all-around Schottky barrier silicon nanowire field-effect transistors Appl. Mechanism and lifetime prediction method for hot-carrier-induced degradation in lateral diffused metal-oxide-semiconductor transistors Appl. Effects of gate bias on hot-carrier reliability in drain extended metal-oxide-semiconductor transistors Appl. D...

متن کامل

Optimization and Characterization Of Gate Electrode Dependent Flicker Noise in Silicon Nanowire Transistors

The low frequency noise in Silicon Nanowire Field Effect Transistors is analyzed by characterizing the gate electrode dependence on various geometrical parameters. It shows that gate electrodes have a strong impact in the flicker noise of Silicon Nanowire Field effect transistors. Optimization of gate electrode was done by comparing different performance metrics such a DIBL, SS, Ion / Ioff and ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001